This paper presents an effective approach to estimate tree interconnect delays in VLSI circuit designs in deep submicron technologies at high frequencies. In this paper, a symmetrical multi-level interconnect tree network topology has been taken up which consists of elementary resistance, inductance in series with capacitance in parallel. A precise method of modeling symmetrical T-tree interconnect network is effectively examined in this paper. By moment matching fine results are obtained at frequencies as high as 2 GHz at 180 nm technology node.
INTRODUCTION
VLSI technology has undergone swift transition from 10 to 20 micron to 24nanomicron technologywhich has resulted in a need of continuous modification of circuits. Any circuit consists of components and interconnects to connect these device components, thus leading to the significance of delays contributed by both.Massive research has been performed in order to forecast the signal integrityof the interconnect networks. These interconnects may have delay of their own due to interconnectcapacitance, discrete capacitance, the interconnect resistance and in long interconnects due inductance effects. As the technology size is shrinking, interconnect delay of high speed digital ICs widely dominate gatedelays.During the transmission of data stream, thesecan besources of signal distortions and asynchronous effects. In this paper, multilevel T tree structure was investigated as shown in Figure 1 . Interconnect tree can be modeled as a distributed RC tree model such as: (i) a lumped capacitor between ground and another node (ii) a lumped resistor between two non ground nodes (iii) an RC line with no direct path to ground (iv) any two RC trees (with common ground) connected together to a non ground node. In high-speed interconnect design inductance plays a key role in the origin of noise leading to output waveforms which are no longer smooth as in case of RC, thus RLC lines and RLC tree are considered as shown in Figure 2 . The delay models used to assess interconnect delay in interconnect design have evolved from the simplistic lumped RC model to the sophisticated high order moment matching delay model. As the circuit complexity increases, so does complexity of the interconnections as the case may be for tree networks. Thus more and more accurate and relevant models are needed for the multilevel T-tree interconnections [11] . In this paper the model permits an easy and accurate estimation of signal distortions and losses caused by the balanced tree distribution network at high frequencies. This paper is further organized as follows -A brief overview of RLC interconnects model and higher order moment matching has been done in the next section. Simulation results and waveforms have been explained in section 3, followed by conclusion in section 4.
BACKGROUND
As a signal propagates across a conductor, each new section acts electrically as a small lumped circuit element. In its simplest form, called the lossless model, the equivalent circuit of a transmission line has resistance, inductance and capacitance. These elements are distributed uniformly down the length of the line, as shown in Figure 3 . with V 1 (s), I 1 (s) as input voltage and current; and V 2 (s), I 2 (s) as output voltage and current. 
Where ABCD matrix is as given below
The propagation constant θ = Z(s) ⋅ sC , characteristic impedance Z 0 = Z(s) sC andZ s = R + Ls, the per unit length resistance, inductance and capacitance are denoted by R, L and C respectively [9] .
ABCD parameters and their expansions [3] for a distributed RLC transmission line are
The ABCD matrix values are used to obtain voltage equations at different frequencies in (6) and (7) respectively.
Equation (5) 
At low frequency, considering input V 1 (s) as 1.8V, output voltage V 2 (s) is calculated as 1.82V by using (6).
Case-2: High Frequency; R<< ωL
At high frequency, considering input V 1 (s) as 1.8V, output voltage V 2 (s) is calculated as 1.85V by substituting V 1 (s) value in (7).
A T-tree can be easily constructed as shown in the For a general interconnect tree [4] the total number of levels are denoted by n, this is well explained through Figure 4 where a general interconnect tree with n=2 is shown. The index of a level is represented by i varying from 0 to n-1 [7] . N(i,j), N(0,0) and N(n,j)are the jth node in the ith level, the root node and the leaf node respectively where in j varies from 0 to 2i-1. The load capacitance, CL for the leaf node is denoted as Ci. B(i,j) is the interconnect between leaf node and the previous node. Every node has two sub-branches other than except the leaf node, these sub-branches are the left sub-branch B(i+1,2j) between nodes N(i,j) and N(i+1,2j) ;and the right sub-branch B(i+1,2j+1) which is between nodes N(i,j) and N(i+1,2j+1). The exact delay of an interconnect tree is cumbersome due to complex calculations involved in calculating resistance and inductance values. The total capacitance can be considered to be the sum of all capacitance in the tree i.e. intrinsic or discrete. Thus various methods have been evolved in order to reduce a tree into a linear interconnect so that the delay may be calculated.
It is seen that to calculate delay, Elmore delay utilizes first moment matching of interconnects under the impulse response. For more accurate delay estimation of interconnect, the higher orders of the moment should be considered. In the remaining section, it is shown that how the higher order moments can be efficiently computed. Let h(t) be the impulse response at a node of an interconnect (which may be an RC interconnect, an RLC interconnect, a distributed-RLC or transmission line interconnect). Let v 1 (t) be the input voltage of the circuit, v n+1 (t) be the output voltage of the node of interest in the circuit, V 1 (s) and V N+1 (s) be the Laplace transform of v 1 (t) and v n+1 (t) respectively, the transfer function of h(t) is H(s)= 
(10) is the infinite series of driving point admittance in terms of coefficients ak and bk.
The summation of infinite series of driving point admittance is given in (11). 
Ai=
Ai represent the ith moment function of admittance given by (12). In (12) the driving point admittance moment is expressed 
For moment computation of a tree of transmission lines, many times first each transmission line is modeled as a large number of uniform lumped RLC segments and then the moments of the resulting RLC tree are computed.
EXPERIMENTAL RESULTS
In this section, VLSI interconnect design strategy varying at frequencies 0.5GHz to 2GHz is discussed. Here a balanced tree is considered, a balanced tree exhibits identical delay and identical buffer and interconnect segments from the root of the distribution to all branches, due to the structural symmetry. If the matching is strictly followed, structural skew can be zero. The parameter η is introduced to measure the relative asymmetry of a tree. For example, when η is equal to 2, the length of left branches is twice the length of right branches and the load capacitance of the left leaf nodes is twice that of the right leaf nodes, for balanced tree η =1. If interconnect parameters used are R=0.148 Ω/µm, L=0.32 pH/µm, C= 0.18fF/µm and η =1, length of left branch and right branch would be 1000µm and load capacitances in each branch would be 80fF [10] . This tree symmetry is shown in Figure 5 with RLC values stated above. Figure 5 . A symmetrical tree with load capacitances of 80fF load at leaf nodes.
The technology parameters used in the design are given in Table  1 . 
The per unit length resistance, inductance and capacitance are denoted by R, L and C; h is the total interconnect length. Figure 6 shows that the applied input is a square wave at 0.5GHz frequency and the corresponding outputs are considered at root node and leaf nodes. From the above results it is observed that the signals obtained at the output are distorted and this distortion grows as the frequency increases. With the growing demand for higher frequency operations inductance effects are largely noticeable. These effects lead to distorted signals affecting the delay. Here delay calculation is the prime focus, thus a tree is reduced to linear two segment interconnect using moment matching and the network so obtained is shown in Figure 8 . On analyzing the simulations it is seen that the signal as well as the delay estimate has improved. Now the interconnect segments is further reduced to RLC segments using basic electrical calculations. The output is analyzed at different frequencies. The result for 180 nm technology is shown in Table 2 . First step consists of determination of RLC parameters of each piece of line. Then, the transfer matrix is established of the nlevel T-tree network after the design of the single input single output network equivalent to the tree [11] . In the last step, it is possible to calculate the delay and also to analyze output according to the targeted applications of the T-tree network. These results confirm the effectiveness of the proposed method analysis. This analysis can be used by the microelectronic circuit designers notably for the fast and accurate estimation of the distortions caused by the tree network whatever its level number be. The obtained results reveal the effectiveness of the developed circuit by theoretic analysis which is aimed to the global n-level symmetrical RLC-tree network through transfer functions. Thus, it was demonstrated that the established model permits an easy and more accurate estimation of signal distortions and losses caused by the clock tree distribution network.
CONCLUSIONS
The approach followed in this paper permits convenient and accurate estimation of signal distortions and losses caused by the clock tree distribution network. Through the various obtained results using cadence spectre at 180 nm technology node delay in multilevel balanced interconnect tree was analyzed and reduced by 43% even when operating at a high frequency.
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